

(12) **United States Patent**
Tsai et al.

(10) **Patent No.:** **US 7,482,892 B2**
(45) **Date of Patent:** **Jan. 27, 2009**

(54) **TRAVELING WAVE SWITCH HAVING FET-INTEGRATED CPW LINE STRUCTURE**

(75) Inventors: **Zuo-Min Tsai**, Taipei (TW); **Mei-Chao Yeh**, Taipei (TW); **Huei Wang**, Taipei (TW)

(73) Assignee: **National Taiwan University**, Taipei (TW)

(*) Notice: Subject to any disclaimer, the term of this patent is extended or adjusted under 35 U.S.C. 154(b) by 342 days.

(21) Appl. No.: **11/276,952**

(22) Filed: **Mar. 18, 2006**

(65) **Prior Publication Data**

US 2007/0216501 A1 Sep. 20, 2007

(51) **Int. Cl.**
H01P 1/15 (2006.01)

(52) **U.S. Cl.** **333/103; 333/262**

(58) **Field of Classification Search** **333/262, 333/103, 104; 200/181; 327/308**

See application file for complete search history.

(56) **References Cited**

U.S. PATENT DOCUMENTS

5,159,297 A *	10/1992	Tateno	333/104
6,801,108 B2 *	10/2004	Wang et al.	333/262
2007/0024389 A1 *	2/2007	Mizutani	333/104
2007/0030101 A1 *	2/2007	Mizutani	333/262
2007/0273457 A1 *	11/2007	Mizutani	333/103

* cited by examiner

Primary Examiner—Benny Lee
Assistant Examiner—Alan Wong

(57) **ABSTRACT**

A traveling-wave switch includes a FET-integrated Coplanar Waveguide (CPW) line structure. The FET-integrated CPW line structure incorporates a transistor, a signal line, and the ground, that can be used to eliminate the limitations imposed by the parasitic inductance of the prior art on the operation frequency of the switch. The signal line is connected directly to the drain of the transistor, eliminating the parasitic inductance caused by the connection wire between the signal line and the transistor. The source of the transistor is coupled directly to the ground of the coplanar waveguide line, thus eliminating the parasitic inductance between the transistor and ground, and raising the operation frequency of the switch.

8 Claims, 11 Drawing Sheets

