



US008856716B1

(12) **United States Patent**
Huang et al.

(10) **Patent No.:** **US 8,856,716 B1**
(45) **Date of Patent:** **Oct. 7, 2014**

(54) **AUTOMATIC PLACEMENT SYSTEM OF IC DESIGN AND METHOD THEREOF**

(58) **Field of Classification Search**
USPC 716/123
See application file for complete search history.

(71) Applicant: **National Taiwan University**, Taipei (TW)

(56) **References Cited**

(72) Inventors: **Han-Pang Huang**, Taipei (TW);
Ming-Hui Chang, Taipei (TW);
Che-Hsin Cheng, Taipei (TW)

U.S. PATENT DOCUMENTS

(73) Assignee: **National Taiwan University**, Taipei (TW)

6,493,658 B1 * 12/2002 Koford et al. 703/1
2008/0250383 A1 * 10/2008 Tanaka et al. 716/21

(*) Notice: Subject to any disclaimer, the term of this patent is extended or adjusted under 35 U.S.C. 154(b) by 0 days.

* cited by examiner

Primary Examiner — Vuthe Siek

Assistant Examiner — Eric Lee

(74) *Attorney, Agent, or Firm* — Muncy, Geissler, Olds & Lowe, P.C.

(21) Appl. No.: **14/027,830**

(22) Filed: **Sep. 16, 2013**

(57) **ABSTRACT**

(30) **Foreign Application Priority Data**

May 24, 2013 (TW) 102118496 A

An automatic placement system of IC design and a method thereof is provided. The automatic placement system of IC design concerns the chip area utility ratio, the input-output relationship between components, the power consumption produced from thermal noise of circuits and the MOS-type transformation ratio, and performs the genetic algorithm for providing an optimal solution to the placement problem. Herewith the effect of optimizing the placement according to the data of components and parameter is achieved.

(51) **Int. Cl.**
G06F 17/50 (2006.01)

9 Claims, 11 Drawing Sheets

(52) **U.S. Cl.**
CPC **G06F 17/5072** (2013.01)
USPC **716/123**; 716/118; 716/119; 716/132;
716/135

