Methods for QDI circuit minimization 刊登日期:2017/02/21
  ‧ 專利名稱
  ‧ 專利證書號 10496773B2
9576094B2
  ‧ 專利權人 國立臺灣大學
  ‧ 專利國家
    (申請日)
美國 (2014/08/20)
美國 (2017/01/06)
美國 (2019/12/02)
  ‧ 發明人 江介宏,
 
技術摘要:
A logic circuit includes first and second input, an output, an input acknowledgement node, an output acknowledgement node, a logic evaluation block, a pre-charging circuit, and a completion detection circuit. The logic evaluation block performs a logic evaluation of first and second input signals at the first and second inputs, and to output an output signal corresponding to the logic evaluation. The pre-charging circuit pre-charges the logic evaluation block in response to the first input signal and an acknowledgement signal at the input acknowledgement node. The completion detection circuit generates an acknowledgement signal at the output acknowledgement node in response to the second input signal and the output signal.



聯繫方式
聯絡人: 研發處產學合作總中心 電話: (02)3366-9949
地 址: 10617臺北市大安區羅斯福路四段1號 禮賢樓六樓608室